MS

Mark Semmelmeyer

ME Microunity Systems Engineering: 3 patents #10 of 31Top 35%
TSMC: 3 patents #5,465 of 12,232Top 45%
Oracle: 3 patents #4,017 of 14,854Top 30%
CL Chips And Technologies, Llc.: 2 patents #18 of 69Top 30%
AM AMD: 1 patents #5,683 of 9,279Top 65%
Overall (All Time): #371,338 of 4,157,543Top 9%
13
Patents All Time

Issued Patents All Time

Patent #TitleCo-InventorsDate
11561923 Method for training multichannel data receiver timing Navaneeth P. Jamadagni, Ji-Eun Jang, Anatoly Yakovlev, Vincent Lee, Guanghua Shu 2023-01-24
10983944 Method for training multichannel data receiver timing Navaneeth P. Jamadagni, Ji-Eun Jang, Anatoly Yakovlev, Vincent Lee, Guanghua Shu 2021-04-20
10656205 Narrow-parallel scan-based device testing Ali Vahidsafa, Sebastian Turullols, Scott Cooke, Senthilkumar Diraviam, Preethi Sama 2020-05-19
9686852 Multi-dimensional integrated circuit structures and methods of forming the same Sandeep Kumar Goel 2017-06-20
9054101 Multi-dimensional integrated circuit structures and methods of forming the same Sandeep Kumar Goel 2015-06-09
8686570 Multi-dimensional integrated circuit structures and methods of forming the same Sandeep Kumar Goel 2014-04-01
5867735 Method for storing prioritized memory or I/O transactions in queues having one priority level less without changing the priority when space available in the corresponding queues exceed William K. Zuravleff, Timothy B. Robinson, Scott Furman 1999-02-02
5812799 Non-blocking load buffer and a multiple-priority memory system for real-time multiprocessing William K. Zuravleff, Timothy B. Robinson, Scott Furman 1998-09-22
5737547 System for placing entries of an outstanding processor request into a free pool after the request is accepted by a corresponding peripheral device William K. Zuravleff, Timothy B. Robinson, Scott Furman 1998-04-07
5381543 Processor system with dual clock James S. Blomgren, Tuan Luong, Gary Baum 1995-01-10
5325516 Processor system with dual clock James S. Blomgren, Tuan Luong, Gary Baum 1994-06-28
5095424 Computer system architecture implementing split instruction and operand cache line-pair-state management Gary A. Woffinden, Theodore S. Robinson, Jeffrey A. Thomas, Robert A. Ertl, James P. Millar +4 more 1992-03-10
4745605 Control word error detection and classification Gary S. Goldman 1988-05-17