| 8572539 |
Variability-aware scheme for high-performance asynchronous circuit voltage regulation |
Jordi Cortadella, Emre Tuncer, Luciano Lavagno |
2013-10-29 |
| 7895552 |
Extracting, visualizing, and acting on inconsistencies between a circuit design and its abstraction |
Soe Myint, Chung-Wah Norris Ip, Howard Wong-Toi |
2011-02-22 |
| 7701255 |
Variability-aware scheme for asynchronous circuit initialization |
Jordi Cortadella, Emre Tuncer |
2010-04-20 |
| 7647572 |
Managing formal verification complexity of designs with multiple related counters |
Chung-Wah Norris Ip, Lawrence Loh, Howard Wong-Toi |
2010-01-12 |
| 7418678 |
Managing formal verification complexity of designs with counters |
Chung-Wah Norris Ip, Lawrence Loh, Howard Wong-Toi |
2008-08-26 |
| 7412674 |
System and method for measuring progress for formal verification of a design using analysis region |
Brajesh ARORA, Yann Alain Antonioli |
2008-08-12 |
| 7159198 |
System and method for identifying design efficiency and effectiveness parameters for verifying properties of a circuit model |
Chung-Wah Norris Ip, Lawrence Loh, Howard Wong-Toi, Soe Myint |
2007-01-02 |
| 7137078 |
Trace based method for design navigation |
Joseph E. Higgins, Alok Singh |
2006-11-14 |
| 7065726 |
System and method for guiding and optimizing formal verification for a circuit design |
Joseph E. Higgins, Chung-Wah Norris Ip, Howard Wong-Toi |
2006-06-20 |
| 7020856 |
Method for verifying properties of a circuit model |
Joseph E. Higgins |
2006-03-28 |
| 6993730 |
Method for rapidly determining the functional equivalence between two circuit models |
Joseph E. Higgins, Adnan Aziz |
2006-01-31 |
| 6611947 |
Method for determining the functional equivalence between two circuit models in a distributed computing environment |
Joseph E. Higgins, Adnan Aziz |
2003-08-26 |
| 6308299 |
Method and system for combinational verification having tight integration of verification techniques |
Jerry R. Burch |
2001-10-23 |
| 6247163 |
Method and system of latch mapping for combinational equivalence checking |
Jerry R. Burch |
2001-06-12 |