| 10929323 |
Multi-core communication acceleration using hardware queue device |
Ren Wang, Yipeng Wang, Andrew J. Herdrich, Jr-Shian Tsai, Tsung-Yuan C. Tai +20 more |
2021-02-23 |
| 10445271 |
Multi-core communication acceleration using hardware queue device |
Ren Wang, Namakkal N. Venkatesan, Debra Bernstein, Edwin Verplanke, Stephen R. Van Doren +20 more |
2019-10-15 |
| 10437638 |
Method and apparatus for dynamically balancing task processing while maintaining task order |
William Burroughs, Jerry Pirog, Joseph R. Hasting |
2019-10-08 |
| 10216668 |
Technologies for a distributed hardware queue manager |
Ren Wang, Yipeng Wang, Jr-Shian Tsai, Andrew J. Herdrich, Tsung-Yuan C. Tai +17 more |
2019-02-26 |
| 8949582 |
Changing a flow identifier of a packet in a multi-thread, multi-flow network processor |
Deepak Mital, James Clee, Jerry Pirog, Steven J. Pollock |
2015-02-03 |
| 8868889 |
Instruction breakpoints in a multi-core, multi-thread network communications processor architecture |
Deepak Mital, Narender Vangati, William Burroughs |
2014-10-21 |
| 8505013 |
Reducing data read latency in a network communications processor architecture |
Steven J. Pollock, William Burroughs, Deepak Mital, Narender Vangati, Larry King |
2013-08-06 |