Issued Patents All Time
Showing 1–14 of 14 patents
| Patent # | Title | Co-Inventors | Date |
|---|---|---|---|
| 11249918 | Mapping entry invalidation | Christopher Kroeger, Derek Alan Sherlock | 2022-02-15 |
| 10820663 | Shoe sizing assembly | — | 2020-11-03 |
| 10691348 | Issuing write requests to a fabric | Derek Alan Sherlock | 2020-06-23 |
| 10649829 | Tracking errors associated with memory access operations | Derek Alan Sherlock, Paolo Faraboschi | 2020-05-12 |
| 10599598 | PCIe write request acknowledgment | Derek Alan Sherlock, Gary Gostin | 2020-03-24 |
| 10489298 | Hardware flush assist | Derek Alan Sherlock | 2019-11-26 |
| 10228884 | Issuing write requests to a fabric | Derek Alan Sherlock | 2019-03-12 |
| 8219780 | Mitigating context switch cache miss penalty | James Callister, Eric Delano, Rohit Bhatia, Mark Gibson | 2012-07-10 |
| 7543113 | Cache memory system and method capable of adaptively accommodating various memory line sizes | Donald Soltis, Karl Brummel | 2009-06-02 |
| 6874116 | Masking error detection/correction latency in multilevel cache transfers | Dean Mulla, Donald Soltis, Terry L Lyon | 2005-03-29 |
| 6728823 | Cache connection with bypassing feature | Terry L Lyon, Blaine Stackhouse | 2004-04-27 |
| 6704820 | Unified cache port consolidation | Dean Mulla, Terry L Lyon | 2004-03-09 |
| 6591393 | Masking error detection/correction latency in multilevel cache transfers | Dean Mulla, Donald Soltis, Terry L Lyon | 2003-07-08 |
| 6539503 | Method and apparatus for testing error detection | — | 2003-03-25 |