| 11823762 |
Low power memory system using dual input-output voltage supplies |
Jungwon Suh, Joon Young Park |
2023-11-21 |
| 11662765 |
System for providing a low latency and fast switched cascaded dual phased lock loop (PLL) architecture for die-to-die / system-on-chip (SoC) interfaces |
Vaishnav Srinivas, Christophe Avoinne, Xavier Leloup, Michael Jäger |
2023-05-30 |
| 11551730 |
Low power memory system using dual input-output voltage supplies |
Jungwon Suh, Joon Young Park |
2023-01-10 |
| 11493949 |
Clocking scheme to receive data |
Farrukh Aquil, Vaishnav Srinivas, Yong Xu |
2022-11-08 |
| 11120863 |
System and method for compensating for SDRAM signal timing drift through periodic write training |
Farrukh Aquil, Vaishnav Srinivas, Yong Xu |
2021-09-14 |
| 9966938 |
Forwarded clock jitter reduction |
Eduard Roytman, Pradeep R. Vempada |
2018-05-08 |
| 9319039 |
Forwarded clock jitter reduction |
Eduard Roytman, Pradeep R. Vempada |
2016-04-19 |
| 9160320 |
Apparatus, system, and method for voltage swing and duty cycle adjustment |
Eduard Roytman, Jian Xu, Rahul R. Shah, Kambiz R. Munshi, Ronald L. Bedard |
2015-10-13 |
| 8542046 |
Apparatus, system, and method for voltage swing and duty cycle adjustment |
Eduard Roytman, Jian Xu, Rahul R. Shah, Kambiz R. Munshi, Ronald L. Bedard |
2013-09-24 |
| 7570704 |
Transmitter architecture for high-speed communications |
Eduard Roytman |
2009-08-04 |
| 7332947 |
Method and apparatus for distorting duty cycle of a clock |
Arvind Kumar, Narayanan Natarajan |
2008-02-19 |