| 11916802 |
Data transmission flow control regime |
Giora Biran, Amit Shay |
2024-02-27 |
| 11474821 |
Processor dependency-aware instruction execution |
Amir Turi, Gilad Merran, Yanai Danan, Amit Shay, Yossi Shapira +3 more |
2022-10-18 |
| 11379228 |
Microprocessor including an efficiency logic unit |
Lee Evan Eisen, Brian W. Curran, Christian Jacobi |
2022-07-05 |
| 11144367 |
Write power optimization for hardware employing pipe-based duplicate register files |
Richard Joseph Branciforte, Gregory W. Alexander, Edward T. Malley, Jonathan T. Hsieh, Gregory Miaskovsky |
2021-10-12 |
| 10678549 |
Executing processor instructions using minimal dependency queue |
Eyal Naor, Amir Turi |
2020-06-09 |
| 10514911 |
Structure for microprocessor including arithmetic logic units and an efficiency logic unit |
Lee Evan Eisen, Brian W. Curran, Christian Jacobi |
2019-12-24 |
| 10503503 |
Generating design structure for microprocessor with arithmetic logic units and an efficiency logic unit |
Lee Evan Eisen, Brian W. Curran, Christian Jacobi |
2019-12-10 |
| 9552312 |
Executing virtual functions using memory-based data in a PCI express SR-IOV and MR-IOV environment |
Emmanuel Elder, Ilya Granovsky |
2017-01-24 |
| 8918568 |
PCI express SR-IOV/MR-IOV virtual function clusters |
Emmanuel Elder, Ilya Granovsky |
2014-12-23 |
| 8751713 |
Executing virtual functions using memory-based data in a PCI express SR-IOV and MR-IOV environment |
Emmanuel Elder, Ilya Granovsky |
2014-06-10 |
