Sharath Raghava — 13 Patents at Intel

Sharath Raghava has been granted 13 US patents while listed as an inventor at Intel. The first was granted in 2006 and the most recent in September 2025. Sharath Raghava ranks #362,438 of 4,157,543 US inventors in our database (top 8.7%). Patent records list Sharath Raghava in San Jose, CA, US.

Patents per Year

Issued Patents All Time

Showing 1–13 of 13 patents

Patent #	Title	Co-Inventors	Date	Approx Value ⓘ
12417319	Multi-chip secure and programmable systems and methods	Srirama Chandra, Tim Vogt, Mamta Gupta	2025-09-16
12237831	Network-on-chip (NOC) with flexible data width	Ankireddy Nalamalpu, Dheeraj Subbareddy, Harsha Gupta, James Ball, Kavitha Prasad +1 more	2025-02-25
12204441	Flushing cache lines involving persistent memory	Nagabhushan Chitlur, Harsha Gupta	2025-01-21
11789883	Inter-die communication of programmable logic devices	Dheeraj Subbareddy, Kavitha Prasad, Ankireddy Nalamalpu, Harsha Gupta	2023-10-17	$15,641,000
11700002	Network-on-chip (NOC) with flexible data width	Ankireddy Nalamalpu, Dheeraj Subbareddy, Harsha Gupta, James Ball, Kavitha Prasad +1 more	2023-07-11	$21,736,000
11342918	Network-on-chip (NOC) with flexible data width	Ankireddy Nalamalpu, Dheeraj Subbareddy, Harsha Gupta, James Ball, Kavitha Prasad +1 more	2022-05-24	$18,289,000
10790827	Network-on-chip (NOC) with flexible data width	Ankireddy Nalamalpu, Dheeraj Subbareddy, Harsha Gupta, James Ball, Kavitha Prasad +1 more	2020-09-29	$31,444,000
10649927	Dual in-line memory module (DIMM) programmable accelerator card	Dheeraj Subbareddy, Kavitha Prasad, Ankireddy Nalamalpu, Harsha Gupta	2020-05-12	$29,489,000
9824772	Hardware chip select training for memory using read commands	Venkata Ramana Malladi, Tony Yuhsiang Cheng, Ambuj Kumar, Arunjit Sahni, Paul Lam	2017-11-21	$112,129,000
9607714	Hardware command training for memory using write leveling mechanism	Venkata Ramana Malladi, Tony Yuhsiang Cheng, Ambuj Kumar, Arunjit Sahni, Paul Lam	2017-03-28	$166,161,000
9378169	Method and system for changing bus direction in memory systems	Ambuj Kumar, Brian K. Langendorf, Tony Yuhsiang Cheng	2016-06-28	$37,849,000
9368169	Hardware chip select training for memory using write leveling mechanism	Venkata Ramana Malladi, Tony Yuhsiang Cheng, Ambuj Kumar, Arunjit Sahni, Paul Lam	2016-06-14	$17,088,000
7143304	Method and apparatus for enhancing the speed of a synchronous bus	Kevin Normoyle, Christopher Furman	2006-11-28	$10,042,000

Sharath Raghava — 13 Patents

Patents per Year

Issued Patents All Time

Patent Widget