Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for enhancing the speed of a synchronous bus

Method and apparatus for enhancing the speed of a synchronous bus

US Patent 7143304 · Granted Nov 28, 2006

Estimated economic value: $10,042,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-chip secure and programmable systems and methods2025
Memory pools in a memory model for a unified computing system2025
Network-on-chip (NOC) with flexible data width2025
Flushing cache lines involving persistent memory2025
Inter-die communication of programmable logic devices2023
Memory pools in a memory model for a unified computing system2023
Network-on-chip (NOC) with flexible data width2023
Network-on-chip (NOC) with flexible data width2022
Memory pools in a memory model for a unified computing system2021
Network-on-chip (NOC) with flexible data width2020
Dual in-line memory module (DIMM) programmable accelerator card2020
Memory heaps in a memory model for a unified computing system2019