Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hardware chip select training for memory using write leveling mechanism

Hardware chip select training for memory using write leveling mechanism

US Patent 9368169 · Granted Jun 14, 2016

Estimated economic value: $17,088,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Concurrent write data strobe and reference voltage calibrations2025
Multi-chip secure and programmable systems and methods2025
Memory subsystem calibration using substitute results2025
Self-encrypting key management system2025
Network-on-chip (NOC) with flexible data width2025
Secure computation environment2025
Flushing cache lines involving persistent memory2025
Geo-fencing of an application for a secure cryptographic environment2024
Preemption of a container in a secure computation environment2024
Nominal distance reference voltage calibration2024
Diversifying a base symmetric key based on a public key2024
Secure reconfiguration of hardware device operating features2024