| 12373206 |
Methods, systems, and apparatuses to optimize cross-lane packed data instruction implementation on a partial width processor with a minimal number of micro-operations |
Wing Shek Wong, Eric Quintana |
2025-07-29 |
| 12327117 |
System, apparatus and methods for performant read and write of processor state information responsive to list instructions |
Jason W. Brandt, H. Peter Anvin, Christopher Russell, Gilbert Neiger |
2025-06-10 |
| 12235791 |
Loop driven region based frontend translation control for performant and secure data-space guided micro-sequencing |
Christopher Russell |
2025-02-25 |
| 11354128 |
Optimized mode transitions through predicting target state |
Jason W. Brandt, Vedvyas Shanbhogue |
2022-06-07 |
| 10620969 |
System, apparatus and method for providing hardware feedback information in a processor |
Vedvyas Shanbhogue, Avinash N. Ananthakrishnan, Eugene Gorbatov, Russell J. Fenger, Ashok Raj |
2020-04-14 |
| 9612930 |
Providing autonomous self-testing of a processor |
Vedvyas Shanbhogue, Eric Rasmussen, Deep Buch, Gordon McFadden, Amy L. Santoni +2 more |
2017-04-04 |
| 9329865 |
Context control and parameter passing within microcode based instruction routines |
Jonathan D. Combs, Jeffrey G. Wiedemeier |
2016-05-03 |
| 9052890 |
Execute at commit state update instructions, apparatus, methods, and systems |
James E. Phillips |
2015-06-09 |
| 8832419 |
Enhanced microcode address stack pointer manipulation |
Jonathan D. Combs |
2014-09-09 |
| 8793469 |
Programmable logic array and read-only memory area reduction using context-sensitive logic for data space manipulation |
Anthony Wojciechowski, Jonathan D. Combs |
2014-07-29 |