Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programmable logic array and read-only memory area reduction using context-sensitive logic for data space manipulation

Programmable logic array and read-only memory area reduction using context-sensitive logic for data space manipulation

US Patent 8793469 · Granted Jul 29, 2014

Estimated economic value: $31,661,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Instruction decode cluster offlining2025
Methods, systems, and apparatuses to optimize cross-lane packed data instruction2025
Circuitry and methods for power efficient generation of length markers for a var2025
System, apparatus and methods for performant read and write of processor state i2025
Methods, systems, and apparatuses for precise last branch record event logging2025
Scalable toggle point control circuitry for a clustered decode pipeline2025
Loop driven region based frontend translation control for performant and secure 2025
Device, system and method for identifying a source of latency in pipeline circui2025
Methods, systems, and apparatuses for scalable port-binding for asymmetric execu2025
Device, method and system for provisioning a real branch instruction and a fake 2024
Methods, systems, and apparatuses for out-of-order access to a shared microcode 2024
Optimized mode transitions through predicting target state2022