| 11669329 |
Instructions and logic for vector multiply add with zero skipping |
Supratim Pal, Sasikanth Avancha, Wei-Yu Chen, Dipankar Das, Ashutosh Garg +7 more |
2023-06-06 |
| 11314515 |
Instructions and logic for vector multiply add with zero skipping |
Supratim Pal, Sasikanth Avancha, Wei-Yu Chen, Dipankar Das, Ashutosh Garg +7 more |
2022-04-26 |
| 10866902 |
Memory aware reordered source |
Udit Dhawan, Jayesh Gaur, Sreenivas Subramoney |
2020-12-15 |
| 10331582 |
Write congestion aware bypass for non-volatile memory, last level cache (LLC) dropping from write queue responsive to write queue being full and read queue threshold wherein the threshold is derived from latency of write to LLC and main memory retrieval time |
Huichu Liu, Jayesh Gaur, Kunal Kishore Korgaonkar, Sasikanth Manipatruni, Sreenivas Subramoney +3 more |
2019-06-25 |
| 9418723 |
Techniques to reduce memory cell refreshes for a memory device |
Zeshan A. Chishti, Shih-Lien Linus Lu |
2016-08-16 |
| 9001608 |
Coordinating power mode switching and refresh operations in a memory device |
Zeshan A. Chishti |
2015-04-07 |