Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Coordinating power mode switching and refresh operations in a memory device

Coordinating power mode switching and refresh operations in a memory device

US Patent 9001608 · Granted Apr 7, 2015

Estimated economic value: $25,687,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Technologies for memory and I/O efficient operations on homomorphically encrypte2025
Instructions and logic for vector multiply add with zero skipping2023
Processor and method implementing a cacheline demote machine instruction2022
Instructions and logic for vector multiply add with zero skipping2022
Memory aware reordered source2020
Method and apparatus for multi-level memory early page demotion2020
Hardware/software co-optimization to improve performance and energy for inter-VM2020
Coarse tag replacement2020
Aggregated write back in a direct mapped two level memory2019
Apparatus, system, and method to determine a demarcation voltage to use to read 2019
Near memory miss prediction to reduce memory access latency2019
Write congestion aware bypass for non-volatile memory, last level cache (LLC) dr2019