| 12265772 |
Integrated circuit with peek and poke protection circuitry for multi-tenant usage model |
Scott J. Weber, Sean R. Atsatt |
2025-04-01 |
| 11562101 |
On-device bitstream validation |
Scott J. Weber, Sean R. Atsatt, Andrew Draper |
2023-01-24 |
| 11379645 |
Integrated circuit with peek and poke protection circuitry for a multi-tenant usage model |
Scott J. Weber, Sean R. Atsatt |
2022-07-05 |
| 10242146 |
Method and apparatus for placing and routing partial reconfiguration modules |
Mark Bourgeault, Vaughn Betz, Alan L. Herrmann |
2019-03-26 |
| 9361421 |
Method and apparatus for placing and routing partial reconfiguration modules |
Mark Bourgeault, Vaughn Betz, Alan L. Herrmann |
2016-06-07 |
| 9111060 |
Partitioning designs to facilitate certification |
Adam Titley |
2015-08-18 |
| 9032343 |
Integrating multiple FPGA designs by merging configuration settings |
— |
2015-05-12 |
| 8813013 |
Partitioning designs to facilitate certification |
Adam Titley |
2014-08-19 |
| 8671377 |
Method and apparatus for placement and routing of partial reconfiguration modules |
Mark Bourgeault, Vaughn Betz, Alan L. Herrmann |
2014-03-11 |
| 8635571 |
Integrating multiple FPGA designs by merging configuration settings |
— |
2014-01-21 |
| 8627254 |
Method and apparatus for simultaneous switching noise optimization |
Michael Howard Kipper, Joshua David Fender, Navid Azizi |
2014-01-07 |
| 8434044 |
Specifying placement and routing constraints for security and redundancy |
Bruce B. Pedersen, Gabriel Quan, Yuen Ho Choi |
2013-04-30 |
| 8356358 |
Preventing information leakage between components on a programmable chip in the presence of faults |
Mark Bourgeault |
2013-01-15 |
| 8296704 |
Method and apparatus for simultaneous switching noise optimization |
Michael Howard Kipper, Joshua David Fender, Navid Azizi |
2012-10-23 |
| 5398529 |
Tamper-resistant lock |
Craig L. Krigsman |
1995-03-21 |
| 5101646 |
Tamper-resistant lock |
Craig L. Krigsman |
1992-04-07 |