Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrating multiple FPGA designs by merging configuration settings

Integrating multiple FPGA designs by merging configuration settings

US Patent 8635571 · Granted Jan 21, 2014

Estimated economic value: $19,117,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit with peek and poke protection circuitry for multi-tenant usag2025
On-device bitstream validation2023
Integrated circuit with peek and poke protection circuitry for a multi-tenant us2022
Method and apparatus for placing and routing partial reconfiguration modules2019
Method and apparatus for placing and routing partial reconfiguration modules2016
Partitioning designs to facilitate certification2015
Integrating multiple FPGA designs by merging configuration settings2015
Partitioning designs to facilitate certification2014
Method and apparatus for placement and routing of partial reconfiguration module2014
Method and apparatus for simultaneous switching noise optimization2014
Specifying placement and routing constraints for security and redundancy2013
Preventing information leakage between components on a programmable chip in the 2013