| 8927432 |
Continuously scalable width and height semiconductor fins |
Dechao Guo, Yang Liu, Chengwen Pei |
2015-01-06 |
| 8809187 |
Body contacts for FET in SOI SRAM array |
Zhibin Ren, Richard A. Wachnik, Haining Yang |
2014-08-19 |
| 8338292 |
Body contacts for FET in SOI SRAM array |
Zhibin Ren, Richard A. Wachnik, Haining Yang |
2012-12-25 |
| 8207027 |
Triple gate and double gate finFETs with different vertical dimension fins |
Huilong Zhu |
2012-06-26 |
| 7768816 |
SRAM cell design to improve stability |
Rajiv V. Joshi, Robert C. Wong |
2010-08-03 |
| 7755926 |
3-D SRAM array to improve stability and performance |
Huilong Zhu |
2010-07-13 |
| 7655989 |
Triple gate and double gate finFETs with different vertical dimension fins |
Huilong Zhu |
2010-02-02 |
| 7355906 |
SRAM cell design to improve stability |
Rajiv V. Joshi, Robert C. Wong |
2008-04-08 |
| 7217978 |
SRAM memories and microprocessors having logic portions implemented in high-performance silicon substrates and SRAM array portions having field effect transistors with linked bodies and method for making same |
Rajiv V. Joshi, Richard A. Wachnik, Kerry Bernstein |
2007-05-15 |
| 7139990 |
Method of checking the layout versus the schematic of multi-fingered MOS transistor layouts using a sub-circuit based extraction |
Raminderpal Singh, Jean-Oliver Plouchart, Lawrence F. Wagner, Jr., Mohamed Talbi, John M. Safran +1 more |
2006-11-21 |
