Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
PK

Pooja M. Kotecha — 8 Patents

IBM: 8 patents #13,181 of 70,183Top 20%
Beacon, NY: #62 of 281 inventorsTop 25%
New York: #18,190 of 115,490 inventorsTop 20%
Overall (All Time): #600,572 of 4,157,543Top 15%
8 Patents All Time
Pooja M. Kotecha has been granted 8 US patents while listed as an inventor at IBM. The first was granted in 2005 and the most recent in March 2021. Pooja M. Kotecha ranks #600,572 of 4,157,543 US inventors in our database (top 14.4%). Patent records list Pooja M. Kotecha in Beacon, NY, US.

Patents per Year

Patents granted per year, 2005 to 2021Bar chart with a peak of 3 patents in 2011.peak 32005: 1 patents20052009: 1 patents20092011: 3 patents20112019: 2 patents20192021: 1 patents2021

Issued Patents All Time

Showing 1–8 of 8 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
10949884 Ephemeral geofence campaign system Andrew B. Cornwall, Lisa Seacat DeLuca, Nicholas R. Sandonato 2021-03-16 $6,230,000
10417663 Ephemeral geofence campaign system Andrew B. Cornwall, Lisa Seacat DeLuca, Nicholas R. Sandonato 2019-09-17 $3,647,000
10168857 Virtual reality for cognitive messaging Feras N. Y. Alnatsheh, Lisa Seacat DeLuca 2019-01-01
7996812 Method of minimizing early-mode violations causing minimum impact to a chip design Frank J. Musante, Veena S. Pureswaran, Louise H. Trevillyan, Paul G. Villarrubia 2011-08-09 $2,733,000
7987440 Method and system for efficient validation of clock skews during hierarchical static timing analysis Kerim Kalafala, Jennifer E. Basile, David J. Hathaway 2011-07-26 $7,667,000
7895556 Method for optimizing an unrouted design to reduce the probability of timing problems due to coupling and long wire routes David J. Hathaway, Louise H. Trevillyan 2011-02-22 $3,876,000
7581201 System and method for sign-off timing closure of a VLSI chip Michael A. Kazda, Adam P. Matheny, Lakshmi N Reddy, Louise H. Trevillyan, Paul G. Villarrubia 2009-08-25 $21,245,000
6958545 Method for reducing wiring congestion in a VLSI chip design Rama Gopal Gandham, Ruchir Puri, Louise H. Trevillyan, Adam P. Matheny 2005-10-25 $9,634,000