Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of minimizing early-mode violations causing minimum impact to a chip design

Method of minimizing early-mode violations causing minimum impact to a chip design

US Patent 7996812 · Granted Aug 9, 2011

Estimated economic value: $2,733,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Short net pin alignment for routing2025
Netlist design for post silicon local clock controller timing improvement2025
Enhanced alignment for global placement in a circuit2025
Power staple avoidance for routing via reduction2025
Region-based power grid generation through modification of an initial power grid2024
Memory element graph-based placement in integrated circuit design2021
Automated design closure with abutted hierarchy2021
Multi-cycle latch tree synthesis2021
Out-of-context feedback hierarchical large block synthesis (HLBS) optimization2021
Ephemeral geofence campaign system2021
Hierarchy-driven logical and physical synthesis co-optimization2021
Propagating constants of structured soft blocks while preserving the relative pl2020