Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory element graph-based placement in integrated circuit design

Memory element graph-based placement in integrated circuit design

US Patent 11080443 · Granted Aug 3, 2021

Estimated economic value: $4,187,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Timing-aware and simultaneous optimization of latch clustering and placement in 2025
Tracing and verifying a shared library using blockchain2025
Rule check heatmap prediction2025
Rule check heatmap prediction2025
Rule check heatmap prediction2025
Short net pin alignment for routing2025
Short net pin alignment for routing2025
Short net pin alignment for routing2025
Enhanced alignment for global placement in a circuit2025
Enhanced alignment for global placement in a circuit2025
Enhanced alignment for global placement in a circuit2025
Power staple avoidance for routing via reduction2025