| 6285217 |
Dynamic logic circuits with reduced evaluation time |
Christopher McCall Durham, Peter Juergen Klim, Younes Lofti |
2001-09-04 |
| 6209055 |
Method and apparatus for reducing noise induced among conductive lines |
Christopher McCall Durham, Peter Juergen Klim |
2001-03-27 |
| 6147508 |
Power consumption control mechanism and method therefor |
David William Boerstler, Christopher McCall Durham, Peter Juergen Klim |
2000-11-14 |
| 6133759 |
Decoupled reset dynamic logic circuit |
Robert P. Masleid, Thomas R. Toms |
2000-10-17 |
| 6085289 |
Method and system for load data formatting and improved method for cache line organization |
Larry Edward Thatcher, Michael Kevin Ciraula |
2000-07-04 |
| 6055557 |
Adder circuit and method therefor |
James E. Dunning, John Stephen Muhich |
2000-04-25 |
| 5821850 |
Method and apparatus for comparing magnitude of data from a plurality of data sources |
— |
1998-10-13 |
| 5784330 |
Evenly distributed RC delay word line decoding and mapping |
Terry Lee Leasure, Gus Yeung |
1998-07-21 |
| 4941156 |
Linear jitter attenuator |
Kenneth J. Stern |
1990-07-10 |
