| 11941340 |
Cross-hierarchy antenna condition verification |
Michael Alexander Bowen, Amanda Christine Venton, Robert M. Averill, III, Adam P. Matheny, David Wolpert +1 more |
2024-03-26 |
| 11875099 |
Noise impact on function (NIOF) reduction for integrated circuit design |
Adam P. Matheny, Alice H. Lee, Jose Luis Pontes Correia Neves |
2024-01-16 |
| 10943040 |
Clock gating latch placement |
Jesse Peter Surprise, Shawn Kollesar, Adam P. Matheny |
2021-03-09 |
| 10943051 |
Metal fill shape removal from selected nets |
Jesse Peter Surprise, Shawn Kollesar, Chris Aaron Cavitt, Chaobo Li, Dina Hamid +1 more |
2021-03-09 |
| 10902175 |
Cross-hierarchical block pin placement |
Jesse Peter Surprise, Shawn Kollesar |
2021-01-26 |
| 10902178 |
Wire orientation-based latch shuddling |
Jesse Peter Surprise, Shawn Kollesar |
2021-01-26 |
| 10831967 |
Local clock buffer controller placement and connectivity |
Jesse Peter Surprise, Shawn Kollesar, Michael A. Kazda |
2020-11-10 |
| 10372866 |
Data processing system to implement wiring/silicon blockages via parameterized cells |
Christopher J. Berry, Adam R. Jatkowski, Frank Malgioglio, Ryan M. Nett, Joseph J. Palumbo +1 more |
2019-08-06 |
