| 12417792 |
Jitter reduction in mixed-signal processing circuits |
Prasant Kumar Vallur, David Lin, Manoj N. Kulkarni, Priyadarshi Saxena |
2025-09-16 |
| 12386750 |
Last level cache hierarchy in chiplet based processors |
Krishnaiah Gummidipudi, Prasant Kumar Vallur, David Hugh McIntyre, Ramon Mangaser |
2025-08-12 |
| 12321294 |
Data lane variation compensation for data rate enhancement |
David Hugh McIntyre, Ramon Mangaser, Prasant Kumar Vallur, Manoj N. Kulkarni |
2025-06-03 |
| 12088296 |
Clock gating using a cascaded clock gating control signal |
Ramon Mangaser, Prasant Kumar Vallur, Krishna Reddy Mudimela Venkata, Oikwan Tsang |
2024-09-10 |
| 12015412 |
Dual phase clock distribution from a single source in a die-to-die interface |
Pradeep Jayaraman, Ramon Mangaser, Prasant Kumar Vallur, Krishna Reddy Mudimela Venkata, David Hugh McIntyre |
2024-06-18 |
| 11960435 |
Skew matching in a die-to-die interface |
Pradeep Jayaraman, Dean E. Gonzales, Gerald R. Talbot, Ramon Mangaser, Michael J. Tresidder +3 more |
2024-04-16 |
