{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "AMD", "item": "https://www.patentleaderboard.com/company/amd"}, {"@type": "ListItem", "position": 3, "name": "John D. Logue", "item": "https://www.patentleaderboard.com/inventor/fl:jo_ln:logue-1"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
JL

John D. Logue — 20 Patents

AMD: 19 patents #604 of 9,280Top 7%
DJDjo: 1 patents #87 of 136Top 65%
Placerville, CA: #9 of 209 inventorsTop 5%
California: #29,208 of 386,348 inventorsTop 8%
Overall (All Time): #214,803 of 4,157,543Top 6%
20 Patents All Time
John D. Logue has been granted 20 US patents while listed as an inventor at AMD. The first was granted in 2001 and the most recent in November 2013. John D. Logue ranks #214,803 of 4,157,543 US inventors in our database (top 5.2%). Patent records list John D. Logue in Placerville, CA, US.

Patents per Year

Patents granted per year, 2001 to 2013Bar chart with a peak of 5 patents in 2006.peak 52001: 1 patents20012002: 3 patents20022003: 1 patents20032004: 2 patents20042006: 5 patents20062007: 3 patents20072009: 2 patents20092012: 2 patents20122013: 1 patents2013

Issued Patents All Time

Showing 1–20 of 20 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
8591440 Devices and methods for adjustable foot correction Lew C. Schon, Christopher Chiodo, Brent G. Parks, David C. Hargrave, Nick Grippi 2013-11-26
8270335 Arbitration for time division multiple access using delta sigma modulation 2012-09-18 $4,037,000
8229049 Method and apparatus for providing a monitor using an auxiliary delay line 2012-07-24 $6,067,000
7564264 Preventing transistor damage Shawn K. Morrison, James J. Koning, Greg Starr, Robert M. Ondris 2009-07-21 $15,824,000
7564283 Automatic tap delay calibration for precise digital phase shift Alvin Y. Ching, Wei Guang Lu 2009-07-21 $15,824,000
7233532 Reconfiguration port for dynamic reconfiguration-system monitor interface Vasisht Mantra Vadi, David P. Schultz, John McGrath, Anthony J. Collins, F. Erich Goetting 2007-06-19 $8,714,000
7218137 Reconfiguration port for dynamic reconfiguration Vasisht Mantra Vadi, David P. Schultz, John McGrath, Anthony J. Collins, F. Erich Goetting 2007-05-15 $4,958,000
7187742 Synchronized multi-output digital clock manager Andrew K. Percey, F. Erich Goetting 2007-03-06 $5,029,000
7142823 Low jitter digital frequency synthesizer and control thereof Austin H. Lesea, Wei Guang Lu 2006-11-28 $3,263,000
7126372 Reconfiguration port for dynamic reconfiguration—sub-frame access for reconfiguration Vasisht Mantra Vadi, David P. Schultz, John McGrath, Anthony J. Collins, F. Erich Goetting 2006-10-24 $12,015,000
7109750 Reconfiguration port for dynamic reconfiguration-controller Vasisht Mantra Vadi, David P. Schultz, John McGrath, Anthony J. Collins, F. Erich Goetting 2006-09-19 $3,343,000
7010014 Digital spread spectrum circuitry Andrew K. Percey, F. Erich Goetting, Paul G. Hyland 2006-03-07 $30,217,000
6983394 Method and apparatus for clock signal performance measurement Shawn K. Morrison, Andrew K. Percey, James M. Simkins, Nicholas J. Sawyer 2006-01-03 $17,738,000
6775342 Digital phase shifter Steven P. Young, Andrew K. Percey, F. Erich Goetting, Alvin Y. Ching 2004-08-10 $22,472,000
6737925 Method and apparatus for controlling supply voltage levels for integrated circuits Andrew R. Percey, Austin H. Lesea 2004-05-18 $94,125,000
6587534 Delay lock loop with clock phase shifter Joseph H. Hassoun, F. Erich Goetting 2003-07-01 $60,103,000
6448915 Modulo-M delta sigma circuit 2002-09-10 $24,871,000
6445232 Digital clock multiplier and divider with output waveform shaping F. Erich Goetting 2002-09-03 $19,444,000
6384647 Digital clock multiplier and divider with sychronization during concurrences 2002-05-07 $92,610,000
6289068 Delay lock loop with clock phase shifter Joseph H. Hassoun, F. Erich Goetting 2001-09-11