{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Delay lock loop with clock phase shifter", "item": "https://www.patentleaderboard.com/patent/6289068"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Delay lock loop with clock phase shifter

Delay lock loop with clock phase shifter

US Patent 6289068 · Granted Sep 11, 2001

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

SRAM-sharing for reconfigurable neural processing units2025
Mixed-precision neural network accelerator tile with lattice fusion2025
Hierarchical weight preprocessing for neural network accelerator2025
Neural processor2025
Processor with outlier accommodation2025
Runtime reconfigurable compression format conversion with bit-plane granularity2025
Runtime reconfigurable compression format conversion2025
Supporting floating point 16 (FP16) in dot product architecture2025
Neural-processing unit tile for shuffling queued nibbles for multiplication with2024
Low overhead implementation of Winograd for CNN with 3x3, 1x3 and 3x1 filters on2024
System and method for increasing utilization of dot-product based neural network2024
Accelerating 2D convolutional layer mapping on a dot product architecture2024