{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Digital clock multiplier and divider with sychronization during concurrences", "item": "https://www.patentleaderboard.com/patent/6384647"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Digital clock multiplier and divider with sychronization during concurrences

Digital clock multiplier and divider with sychronization during concurrences

US Patent 6384647 · Granted May 7, 2002

Estimated economic value: $92,610,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Devices and methods for adjustable foot correction2013
Arbitration for time division multiple access using delta sigma modulation2012
Method and apparatus for providing a monitor using an auxiliary delay line2012
Preventing transistor damage2009
Automatic tap delay calibration for precise digital phase shift2009
Reconfiguration port for dynamic reconfiguration-system monitor interface2007
Reconfiguration port for dynamic reconfiguration2007
Synchronized multi-output digital clock manager2007
Low jitter digital frequency synthesizer and control thereof2006
Reconfiguration port for dynamic reconfiguration—sub-frame access for reconfigur2006
Reconfiguration port for dynamic reconfiguration-controller2006
Digital spread spectrum circuitry2006