Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Synchronized multi-output digital clock manager

Synchronized multi-output digital clock manager

US Patent 7187742 · Granted Mar 6, 2007

Estimated economic value: $5,029,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Devices and methods for adjustable foot correction2013
Arbitration for time division multiple access using delta sigma modulation2012
Method and apparatus for providing a monitor using an auxiliary delay line2012
Methods of implementing and modeling interconnect lines at optional boundaries i2011
Dynamic reconfiguration of a system monitor (DRPORT)2009
Preventing transistor damage2009
Automatic tap delay calibration for precise digital phase shift2009
Methods of providing a family of related integrated circuits of different sizes2009
Method and apparatus for providing frequency synthesis and phase alignment in an2009
Yield-enhancing methods of providing a family of scaled integrated circuits2009
Methods of implementing and modeling interconnect lines at optional boundaries i2008
Methods of providing families of integrated circuits with similar dies partially2008