| 12050916 |
Array of pointers prefetching |
Alok Garg, Paul Keltcher |
2024-07-30 |
| 11099846 |
Apparatus and method for resynchronization prediction with variable upgrade and downgrade capability |
Krishnan V. Ramani |
2021-08-24 |
| 9494997 |
Hierarchical clock control using hysterisis and threshold management |
Kulin N. Kothari, Pradeep Kanapathipillai, Pankaj Raghuvanshi |
2016-11-15 |
| 8356144 |
Vector processor system |
Richard E. Hessel, Nathan Tuck, Korbin S. Van Dyke |
2013-01-15 |
| 7613882 |
Fast invalidation for cache coherency in distributed shared memory system |
Isam Akkawi, Michael S. Woodacre, Bryan W. Chin, Krishnan Subramani, Najeeb I. Ansari +1 more |
2009-11-03 |
| 7543119 |
Vector processor |
Richard E. Hessel, Nathan Tuck, Korbin S. Van Dyke |
2009-06-02 |
| 7043679 |
Piggybacking of ECC corrections behind loads |
William A. Hughes, Andrew McBride |
2006-05-09 |
| 6934903 |
Using microcode to correct ECC errors in a processor |
William A. Hughes, Michael T. Clark, Bruce R. Holloway |
2005-08-23 |
| 6898697 |
Efficient method for mode change detection and synchronization |
Hongwen Gao, Michael T. Clark |
2005-05-24 |
| 6807616 |
Memory address checking in a proccesor that support both a segmented and a unsegmented address space |
Kevin J. McGrath, Ramsey W. Haddad |
2004-10-19 |
| 6425072 |
System for implementing a register free-list by using swap bit to select first or second register tag in retire queue |
Stephan G. Meier |
2002-07-23 |
