| 11738195 |
Electrical stimulation device for applying frequency and peak voltage having inverse relationship |
Sam Ira Young, Jeffrey Karl Lucas, Bruce W. Nash, John Haggis |
2023-08-29 |
| 8803548 |
Apparatus and methods for a tamper resistant bus for secure lock bit transfer |
— |
2014-08-12 |
| 7623390 |
Programming method for non-volatile memory and non-volatile memory-based programmable logic device |
Kyung Joon Han, Sung-Rae Kim, Nigel Chan |
2009-11-24 |
| 7593268 |
Method for erasing programmable interconnect cells for field programmable gate arrays using reverse bias voltage |
Volker Hecht, John McCollum |
2009-09-22 |
| 7573746 |
Volatile data storage in a non-volatile memory cell array |
Jonathan W. Greene |
2009-08-11 |
| 7430137 |
Non-volatile memory cells in a field programmable gate array |
Jonathan W. Greene, Fethi Dhaoui, John McCollum |
2008-09-30 |
| 7362610 |
Programming method for non-volatile memory and non-volatile memory-based programmable logic device |
Kyung Joon Han, Sung-Rae Kim, Nigel Chan |
2008-04-22 |
| 7301821 |
Volatile data storage in a non-volatile memory cell array |
Jonathan W. Greene |
2007-11-27 |
| 6252273 |
Nonvolatile reprogrammable interconnect cell with FN tunneling device for programming and erase |
Robert J. Lipp, Kyung Joon Han, Jack Peng |
2001-06-26 |
| 6137728 |
Nonvolatile reprogrammable interconnect cell with programmable buried source/drain in sense transistor |
Jack Peng, Volker Hecht, Kyung Joon Han, Robert U. Broze |
2000-10-24 |
| 6072720 |
Nonvolatile reprogrammable interconnect cell with programmable buried bitline |
Jack Peng, Volker Hecht, Kyung Joon Han, Robert U. Broze, Victor Levchenko |
2000-06-06 |
| 5838040 |
Nonvolatile reprogrammable interconnect cell with FN tunneling in sense |
Kyung Joon Han, Jack Peng, Victor Levchenko, Robert V. Broze |
1998-11-17 |
| 5773862 |
Floating gate FGPA cell with separated select device |
Jack Peng, Robert J. Lipp |
1998-06-30 |
| 5623686 |
Non-volatile memory control and data loading architecture for multiple chip processor |
Christopher Michael Hall, Gary D. Phillips, William E. Miller, David W. Weinrich, Richard E. Crippen |
1997-04-22 |
| 5606710 |
Multiple chip package processor having feed through paths on one die |
Christopher Michael Hall, Gary D. Phillips, William E. Miller, David W. Weinrich, Richard E. Crippen |
1997-02-25 |
| 5598573 |
Multiple chip processor architecture with reset intercept circuit |
Christopher Michael Hall, Gary D. Phillips, David W. Weinrich |
1997-01-28 |
| 5581779 |
Multiple chip processor architecture with memory interface control register for in-system programming |
Christopher Michael Hall, Gary D. Phillips, William E. Miller, David W. Weinrich, Richard E. Crippen |
1996-12-03 |
| 5566344 |
In-system programming architecture for a multiple chip processor |
Christopher Michael Hall, Gary D. Phillips, William E. Miller, David W. Weinrich, Richard E. Crippen |
1996-10-15 |
| 5359555 |
Column selector circuit for shared column CMOS EPROM |
— |
1994-10-25 |