{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Gatefield", "item": "https://www.patentleaderboard.com/company/gatefield"}, {"@type": "ListItem", "position": 3, "name": "Victor Levchenko", "item": "https://www.patentleaderboard.com/inventor/fl:vi_ln:levchenko-1"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
VL

Victor Levchenko — 3 Patents

GAGatefield: 3 patents #4 of 11Top 40%
San Francisco, CA: #11,643 of 26,999 inventorsTop 45%
California: #150,760 of 386,348 inventorsTop 40%
Overall (All Time): #1,328,092 of 4,157,543Top 35%
3 Patents All Time
Victor Levchenko has been granted 3 US patents while listed as an inventor at Gatefield. The first was granted in 1998 and the most recent in June 2000. Victor Levchenko ranks #1,328,092 of 4,157,543 US inventors in our database (top 31.9%). Patent records list Victor Levchenko in San Francisco, CA, US.

Patents per Year

Patents granted per year, 1998 to 2000Bar chart with a peak of 1 patents in 1998.peak 11998: 1 patents19981999: 1 patents19992000: 1 patents2000

Issued Patents All Time

Showing 1–3 of 3 patents

Patent #TitleCo-InventorsDate
6072720 Nonvolatile reprogrammable interconnect cell with programmable buried bitline Jack Peng, Robert M. Salter, III, Volker Hecht, Kyung Joon Han, Robert U. Broze 2000-06-06
5894148 Floating gate FPGA cell with counter-doped select device Jack Peng, Robert U. Broze, Kyung Joon Han 1999-04-13
5838040 Nonvolatile reprogrammable interconnect cell with FN tunneling in sense Robert M. Salter, III, Kyung Joon Han, Jack Peng, Robert V. Broze 1998-11-17