{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Synopsys", "item": "https://www.patentleaderboard.com/company/synopsys"}, {"@type": "ListItem", "position": 3, "name": "Janet L. Olson", "item": "https://www.patentleaderboard.com/inventor/fl:ja_ln:olson-32"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
JO

Janet L. Olson — 10 Patents

SYSynopsys: 10 patents #94 of 2,302Top 5%
Saratoga, CA: #840 of 2,933 inventorsTop 30%
California: #61,378 of 386,348 inventorsTop 20%
Overall (All Time): #481,000 of 4,157,543Top 15%
10 Patents All Time
Janet L. Olson has been granted 10 US patents while listed as an inventor at Synopsys. The first was granted in 1998 and the most recent in August 2019. Janet L. Olson ranks #481,000 of 4,157,543 US inventors in our database (top 11.6%). Patent records list Janet L. Olson in Saratoga, CA, US.

Patents per Year

Patents granted per year, 1998 to 2019Bar chart with a peak of 3 patents in 2017.peak 31998: 1 patents19981999: 2 patents19992001: 1 patents20012002: 1 patents20022017: 3 patents20172019: 2 patents2019

Issued Patents All Time

Showing 1–10 of 10 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
10372858 Design-for-testability (DFT) insertion at register-transfer-level (RTL) Eyal Odiz, Mukund Sivaraman 2019-08-06
10354032 Optimizing an integrated circuit (IC) design comprising at least one wide-gate or wide-bus Eyal Odiz, Jovanka Ciric Vujkovic, Van E. Morgan 2019-07-16 $21,015,000
9697314 Identifying and using slices in an integrated circuit (IC) design Eyal Odiz, Jovanka Ciric Vujkovic, Van E. Morgan 2017-07-04
9690890 Creating and using a wide-bus data structure to represent a wide-bus in an integrated circuit (IC) design Eyal Odiz, Jovanka Ciric Vujkovic, Van E. Morgan 2017-06-27 $8,946,000
9652573 Creating and using a wide-gate data structure to represent a wide-gate in an integrated circuit (IC) design Eyal Odiz, Jovanka Ciric Vujkovic, Van E. Morgan 2017-05-16 $15,961,000
6480815 Path dependent power modeling James David Sproch, Yueqin Lin, Ivailo Nedelchev, Ashutosh S. Mauskar 2002-11-12 $35,103,000
6195630 Three-dimensional power modeling table having dual output capacitance indices Ashutosh S. Mauskar, James David Sproch, Yueqin Lin, Ivailo Nedelchev 2001-02-27 $22,582,000
5949689 Path dependent power modeling James David Sproch, Yueqin Lin, Ivailo Nedelchev, Ashutosh S. Mauskar 1999-09-07 $27,713,000
5903476 Three-dimensional power modeling table having dual output capacitance indices Ashutosh S. Mauskar, James David Sproch, Yueqin Lin, Ivailo Nedelchev 1999-05-11 $15,026,000
5838579 State dependent power modeling Ivailo Nedelchev, Yuegin Danny Lin, Ashutosh S. Mauskar, James David Sproch 1998-11-17 $21,644,000