| 10372858 |
Design-for-testability (DFT) insertion at register-transfer-level (RTL) |
Eyal Odiz, Mukund Sivaraman |
2019-08-06 |
| 10354032 |
Optimizing an integrated circuit (IC) design comprising at least one wide-gate or wide-bus |
Eyal Odiz, Jovanka Ciric Vujkovic, Van E. Morgan |
2019-07-16 |
| 9697314 |
Identifying and using slices in an integrated circuit (IC) design |
Eyal Odiz, Jovanka Ciric Vujkovic, Van E. Morgan |
2017-07-04 |
| 9690890 |
Creating and using a wide-bus data structure to represent a wide-bus in an integrated circuit (IC) design |
Eyal Odiz, Jovanka Ciric Vujkovic, Van E. Morgan |
2017-06-27 |
| 9652573 |
Creating and using a wide-gate data structure to represent a wide-gate in an integrated circuit (IC) design |
Eyal Odiz, Jovanka Ciric Vujkovic, Van E. Morgan |
2017-05-16 |
| 6480815 |
Path dependent power modeling |
James David Sproch, Yueqin Lin, Ivailo Nedelchev, Ashutosh S. Mauskar |
2002-11-12 |
| 6195630 |
Three-dimensional power modeling table having dual output capacitance indices |
Ashutosh S. Mauskar, James David Sproch, Yueqin Lin, Ivailo Nedelchev |
2001-02-27 |
| 5949689 |
Path dependent power modeling |
James David Sproch, Yueqin Lin, Ivailo Nedelchev, Ashutosh S. Mauskar |
1999-09-07 |
| 5903476 |
Three-dimensional power modeling table having dual output capacitance indices |
Ashutosh S. Mauskar, James David Sproch, Yueqin Lin, Ivailo Nedelchev |
1999-05-11 |
| 5838579 |
State dependent power modeling |
Ivailo Nedelchev, Yuegin Danny Lin, Ashutosh S. Mauskar, James David Sproch |
1998-11-17 |