Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Optimizing an integrated circuit (IC) design comprising at least one wide-gate or wide-bus

Optimizing an integrated circuit (IC) design comprising at least one wide-gate or wide-bus

US Patent 10354032 · Granted Jul 16, 2019

Estimated economic value: $21,015,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Library design and co-optimization with a circuit design2025
Fast synthesis of logical circuit design with predictive timing2024
Concurrent formal verification of logic synthesis2020
Design-for-testability (DFT) insertion at register-transfer-level (RTL)2019
Design-for-testability (DFT) insertion at register-transfer-level (RTL)2019
Optimizing designs of integrated circuits2019
Identifying and using slices in an integrated circuit (IC) design2017
Identifying and using slices in an integrated circuit (IC) design2017
Identifying and using slices in an integrated circuit (IC) design2017
Identifying and using slices in an integrated circuit (IC) design2017
Creating and using a wide-bus data structure to represent a wide-bus in an integ2017
Creating and using a wide-bus data structure to represent a wide-bus in an integ2017