| 11670361 |
Sequential delay enabler timer circuit for low voltage operation for SRAMs |
Niranjan Behera |
2023-06-06 |
| 10037290 |
Dual-port memories and input/output circuits for preventing failures corresponding to concurrent accesses of dual-port memory cells |
Peter Wung Lee, Xinghui Guo |
2018-07-31 |
| 9424911 |
Method and apparatus for screening memory cells for disturb failures |
Winston Lee, Peter Wung Lee |
2016-08-23 |
| 8937831 |
System and method for modifying activation of a sense amplifier |
Peter Wung Lee, Winston Lee |
2015-01-20 |
| 7523420 |
Degeneration technique for designing memory devices |
Hemangi Umakant Gajjewar, Ingming Chang, Jungtae Kwon, Cezary Pietrzyk |
2009-04-21 |
| 7289373 |
High performance memory device |
Karl L. Wang |
2007-10-30 |
| 6026045 |
Semiconductor memory device having multibank |
— |
2000-02-15 |
| 5959924 |
Method and circuit for controlling an isolation gate in a semiconductor memory device |
Choong-Sun Shin, Jin-Man Han |
1999-09-28 |
| 5856952 |
Integrated circuit memory devices including a plurality of row latch circuits and related methods |
Jei-Hwan Yoo |
1999-01-05 |
| 5844857 |
Row address control circuits having a predecoding address sampling pulse generator and methods for memory devices |
Jin-Man Han |
1998-12-01 |
| 5798978 |
Semiconductor memory device with multibank structure |
Jei-Hwan Yoo |
1998-08-25 |
