Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for reducing stress across capacitors used in integrated circuits

Method and apparatus for reducing stress across capacitors used in integrated circuits

US Patent RE41217 · Granted Apr 13, 2010

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatuses and methods for concurrently accessing multiple partitions of a non-2023
Resistance reduction for word lines in memory arrays2023
Apparatuses and methods for concurrently accessing multiple partitions of a non-2022
Memory arrays with bonded and shared logic circuitry2021
Apparatuses and methods for concurrently accessing multiple partitions of a non-2020
Block management for dynamic single-level cell buffers in storage devices2020
Three-dimensional (3D) memory with shared control circuitry using wafer-to-wafer2020
Wordline bridge in a 3D memory array2019
Data recovery in memory devices2019
Block management for dynamic single-level cell buffers in storage devices2019
DDR flash implementation with direct register access to legacy flash functions2011
DDR flash implementation with hybrid row buffers and direct access interface to 2010