Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › DDR flash implementation with hybrid row buffers and direct access interface to legacy flash functions

DDR flash implementation with hybrid row buffers and direct access interface to legacy flash functions

US Patent 7707378 · Granted Apr 27, 2010

Estimated economic value: $12,857,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Encoding additional states in a three-dimensional crosspoint memory architecture2025
Block management for dynamic single-level cell buffers in storage devices2020
Data recovery in memory devices2019
Block management for dynamic single-level cell buffers in storage devices2019
DDR flash implementation with direct register access to legacy flash functions2011
DDR flash implementation with direct register access to legacy flash functions2011
Method and apparatus for reducing stress across capacitors used in integrated ci2010
Multi-level memory cell sensing2009
Memory adapted to provide dedicated and or shared memory to multiple processors 2008
Multi-stage digital-to-analog converter2007
Multi-stage digital-to-analog converter2006
Status register architecture for flexible read-while-write device2005