Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Status register architecture for flexible read-while-write device

Status register architecture for flexible read-while-write device

US Patent 6931498 · Granted Aug 16, 2005

Estimated economic value: $26,624,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Snoop filter with disaggregated vector table2025
Systems and methods for managing dirty data2025
Tracking repeated reads to guide dynamic selection of cache coherence protocols 2022
Maintaining domain coherence states including domain state no-owned (DSN) in pro2022
Providing dynamic selection of cache coherence protocols in processor-based devi2021
Enabling atomic memory accesses across coherence granule boundaries in processor2021
Facilitating page table entry (PTE) maintenance in processor-based devices2021
Block management for dynamic single-level cell buffers in storage devices2020
Data recovery in memory devices2019
Block management for dynamic single-level cell buffers in storage devices2019
Auto-ordering of strongly ordered, device, and exclusive transactions across mul2014
Method and apparatus for scheduling BIST routines2013