Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Three-dimensional (3D) memory with shared control circuitry using wafer-to-wafer bonding

Three-dimensional (3D) memory with shared control circuitry using wafer-to-wafer bonding

US Patent 10651153 · Granted May 12, 2020

Estimated economic value: $29,489,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Staircase-based metal-insulator-metal (MIM) capacitors2025
Compositional engineering of Schottky diode2025
Co-integration of high voltage (HV) and low voltage (LV) transistor structures, 2025
Integrated circuit devices with FinFETs over gate-all-around transistors2025
Integrated circuit assemblies with stacked compute logic and memory dies2025
ESD protection decoupled from diffusion2025
Method and apparatus to reduce power consumption of page buffer circuitry in a n2025
Backend electrostatic discharge diode apparatus and method of fabricating the sa2025
Pillar select transistor for 3-dimensional cross point memory2025
Apparatus and methods including source gates2024
Weak erase pulse2024
Monolithic memory stack2024