Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Wordline bridge in a 3D memory array

Wordline bridge in a 3D memory array

US Patent 10515973 · Granted Dec 24, 2019

Estimated economic value: $26,956,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

3D NAND with inter-wordline airgap2025
Memory array having connections going through control gates2025
Split block array for 3D NAND memory2025
Split block array for 3D NAND memory2025
3D memory device with top wordline contact located in protected region during pl2024
Apparatus and methods including source gates2024
Vertical string driver with channel field management structure2024
Block-to-block isolation and deep contact using pillars in a memory array2024
Vertical string driver with extended gate junction structure2024
Apparatuses and methods for concurrently accessing multiple partitions of a non-2023
Asymmetric junctions of high voltage transistor in NAND flash memory2023
Resistance reduction for word lines in memory arrays2023