Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for performing a bus lock and translation lookaside buffer invalidation

Method and apparatus for performing a bus lock and translation lookaside buffer invalidation

US Patent 9916243 · Granted Mar 13, 2018

Estimated economic value: $10,106,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for serialized initialization circuitry2025
Super-temporal cache replacement policy2025
Super-temporal cache replacement policy2025
Protection against branch target buffer poisoning by a management layer2025
Smart cache cleaner2025
System and method for controlling power consumption in processor using interconn2025
Coherent block read fulfillment2025
Remote acceleration for data dependent address calculation2025
Remote acceleration for data dependent address calculation2025
Method and apparatus for increasing memory level parallelism by reducing miss st2025
Method and apparatus for increasing memory level parallelism by reducing miss st2025
Selective speculative prefetch requests for a last-level cache2025