Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Maximizing potential good die per wafer, PGDW

Maximizing potential good die per wafer, PGDW

US Patent 9798228 · Granted Oct 24, 2017

Estimated economic value: $4,908,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device and method of making a semiconductor device2021
Reduction of defects in wafer level chip scale package (WLCSP) devices2019
Wafer level chip scale semiconductor package2018
Heatsink very-thin quad flat no-leads (HVQFN) package2018
Integrated circuits and molding approaches therefor2017
Semiconductor wafer and method of producing the same2017
Reduction of defects in wafer level chip scale package (WLCSP) devices2017
Integrated circuits on a wafer and methods for manufacturing integrated circuits2017
Reducing defects in wafer level chip scale package (WLCSP) devices2016
Dual interface IC card components and method for manufacturing the dual-interfac2016
Single inline no-lead semiconductor package2016
Chip having two groups of chip contacts2016