Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Wafer level chip scale semiconductor package

Wafer level chip scale semiconductor package

US Patent 10109564 · Granted Oct 23, 2018

Estimated economic value: $10,248,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System2025
Selective underfill assembly and method therefor2024
Efficient wave guide transition between package and PCB using solder wall2024
Selective underfill assembly and method therefor2023
Method and apparatus for improved circuit structure thermal reliability on print2022
Semiconductor device and method of making a semiconductor device2021
Semiconductor device and method of making a semiconductor device2021
Underbump metallization dimension variation with improved reliability2020
Apparatus comprising a semiconductor arrangement2020
Integrated circuit package2020
Method of making a plurality of packaged semiconductor devices2019
Component carrier2019