Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reduction of defects in wafer level chip scale package (WLCSP) devices

Reduction of defects in wafer level chip scale package (WLCSP) devices

US Patent 9704823 · Granted Jul 11, 2017

Estimated economic value: $9,981,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Card-type substrate having biometric functionality and a method of forming the s2024
Semiconductor device and method of making a semiconductor device2021
Conformal dummy die2020
Method of making a plurality of packaged semiconductor devices2019
Component carrier2019
Component carrier2019
Reduction of defects in wafer level chip scale package (WLCSP) devices2019
Reduction of defects in wafer level chip scale package (WLCSP) devices2019
Reduction of defects in wafer level chip scale package (WLCSP) devices2019
Reduction of defects in wafer level chip scale package (WLCSP) devices2019
Reduction of defects in wafer level chip scale package (WLCSP) devices2019
Reduction of defects in wafer level chip scale package (WLCSP) devices2019