Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reduction of defects in wafer level chip scale package (WLCSP) devices

Reduction of defects in wafer level chip scale package (WLCSP) devices

US Patent 10177111 · Granted Jan 8, 2019

Estimated economic value: $22,071,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Card-type substrate having biometric functionality and a method of forming the s2024
Semiconductor device and method of making a semiconductor device2021
Conformal dummy die2020
Method of making a plurality of packaged semiconductor devices2019
Component carrier2019
Component carrier2019
Wafer level chip scale semiconductor package2018
Wafer level chip scale semiconductor package2018
Shielded QFN package and method of making2018
Heatsink very-thin quad flat no-leads (HVQFN) package2018
Heatsink very-thin quad flat no-leads (HVQFN) package2018
Integrated circuits and molding approaches therefor2017