Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Transistor architecture having extended recessed spacer and source/drain regions and method of making same

Transistor architecture having extended recessed spacer and source/drain regions and method of making same

US Patent 9786783 · Granted Oct 10, 2017

Estimated economic value: $9,084,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device and method of fabricating the same2025
Dipole threshold voltage tuning for high voltage transistor stacks2025
Single gated 3D nanowire inverter for high density thick gate SoC applications2025
High-voltage transistor with self-aligned isolation2025
High-voltage transistor with self-aligned isolation2025
Co-integrated high performance nanoribbon transistors with high voltage thick ga2025
Semiconductor device structures2025
Gate-all-around integrated circuit structures having dual nanoribbon channel str2025
Semiconductor device structure and methods of forming the same2025
Adjacent gate-all-around integrated circuit structures having non-merged epitaxi2025
Adjacent gate-all-around integrated circuit structures having non-merged epitaxi2025
Substrate-free integrated circuit structures2025