Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process and material for preventing deleterious expansion of high aspect ratio copper filled through silicon vias (TSVs)

Process and material for preventing deleterious expansion of high aspect ratio copper filled through silicon vias (TSVs)

US Patent 9786559 · Granted Oct 10, 2017

Estimated economic value: $9,084,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Staggered vertically spaced integrated circuit line metallization with different2025
Integrated circuit interconnect structures with graphene cap2025
Stacked 2D CMOS with inter metal layers2025
Digitally controlled lithographically-defined multi-frequency acoustic resonator2025
Transition metal deposition processes and deposition assembly2025
Integrated circuit structures with graphene contacts2025
Scandium precursor for SC2O3 or SC2S3 atomic layer deposition2025
Capacitor architectures in semiconductor devices2025
Gallium nitride (GaN) integrated circuit technology with optical communication2025
Ribbon or wire transistor stack with selective dipole threshold voltage shifter2024
Microelectronic assemblies2024
Gallium nitride (GAN) three-dimensional integrated circuit technology2024