{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Low leakage non-planar access transistor for embedded dynamic random access memory (eDRAM)", "item": "https://www.patentleaderboard.com/patent/9741721"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low leakage non-planar access transistor for embedded dynamic random access memory (eDRAM)

Low leakage non-planar access transistor for embedded dynamic random access memory (eDRAM)

US Patent 9741721 · Granted Aug 22, 2017

Estimated economic value: $8,061,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device and method of fabricating the same2025
Dipole threshold voltage tuning for high voltage transistor stacks2025
Single gated 3D nanowire inverter for high density thick gate SoC applications2025
Drug delivery device, method of manufacture, and method of use2025
High-voltage transistor with self-aligned isolation2025
High-voltage transistor with self-aligned isolation2025
Co-integrated high performance nanoribbon transistors with high voltage thick ga2025
Co-integrated high performance nanoribbon transistors with high voltage thick ga2025
Semiconductor device structures2025
Gate-all-around integrated circuit structures having dual nanoribbon channel str2025
Gate-all-around integrated circuit structures having dual nanoribbon channel str2025
Bottom-up fill dielectric materials for semiconductor structure fabrication and 2025