Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Content-addressable memory having multiple reference matchlines to reduce latency

Content-addressable memory having multiple reference matchlines to reduce latency

US Patent 9704575 · Granted Jul 11, 2017

Estimated economic value: $13,027,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-port memory architecture for a systolic array2023
Multi-sense amplifier based access to a single port of a memory cell2023
Customer-transparent logic redundancy for improved yield2022
Writing multiple levels in a phase change memory2021
High-density high-bandwidth static random access memory (SRAM) with phase shifte2021
Sensing circuits for charge trap transistors2021
Hermetic barrier for semiconductor device2021
Multiple sense amplifier and data path-based pseudo dual port SRAM2021
Parallel-prefix adder and method2021
Writing multiple levels in a phase change memory2021
Ternary content addressable memory2021
Multi-port high performance memory2021