Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Parallel-prefix adder and method

Parallel-prefix adder and method

US Patent 11010133 · Granted May 18, 2021

Estimated economic value: $50,843,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-port memory architecture for a systolic array2023
Multi-sense amplifier based access to a single port of a memory cell2023
Customer-transparent logic redundancy for improved yield2022
High-density high-bandwidth static random access memory (SRAM) with phase shifte2021
Sensing circuits for charge trap transistors2021
Hermetic barrier for semiconductor device2021
Multiple sense amplifier and data path-based pseudo dual port SRAM2021
Ternary content addressable memory2021
Multi-port high performance memory2021
Customer-transparent logic redundancy for improved yield2021
Memory built-in self test error correcting code (MBIST ECC) for low voltage memo2021
Zero test time memory using background built-in self-test2020