Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and structures to prevent sidewall defects during selective epitaxy

Methods and structures to prevent sidewall defects during selective epitaxy

US Patent 9698013 · Granted Jul 4, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nanowire transistor fabrication with hardmask layers2025
Nanowire transistor fabrication with hardmask layers2025
Staggered vertically spaced integrated circuit line metallization with different2025
Capacitor with dual dielectric layers2025
Subtractively patterned interconnect structures for integrated circuits2025
Integrating embedded memory with logic interconnects2025
Method of forming capacitors through wafer bonding2025
Conductive contacts wrapped around epitaxial source or drain regions2025
Smooth titanium nitride layers and methods of forming the same2025
Method of integrating a capacitor including a non-linear polar material with a t2025
Capacitor with an electrically conductive layer coupled with a metal layer of th2025
Gate coupled non-linear polar material based capacitors for memory and logic2025