Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit package configurations to reduce stiffness

Integrated circuit package configurations to reduce stiffness

US Patent 9653324 · Granted May 16, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Industrial electrical connector having a data diode module2025
Glass core substrate printed circuit board for warpage reduction2025
Integrated circuit package redistribution layers with metal-insulator-metal (MIM2025
Buried power rails integrated with decoupling capacitance2025
Camera, A-pillar arrangement, and vehicle2025
Bare-die smart bridge connected with copper pillars for system-in-package appara2025
Bare-die smart bridge connected with copper pillars for system-in-package appara2025
Method for fabricating a semiconductor device package comprising a pin in the fo2025
Method to implement wafer-level chip-scale packages with grounded conformal shie2025
Semiconductor dies and devices with frontside and backside coils for inductive c2025
Microelectronic assemblies having topside power delivery structures2025
Semiconductor apparatuses with radio-frequency line elements, and associated man2025