Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit packaging techniques and configurations for small form-factor or wearable devices

Integrated circuit packaging techniques and configurations for small form-factor or wearable devices

US Patent 9646953 · Granted May 9, 2017

Estimated economic value: $10,144,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vertical interconnect design for improved electrical performance2025
Vertical interconnect design for improved electrical performance2025
Vertical interconnect design for improved electrical performance2025
Integrated bridge frame for package substrate2025
Integrated bridge frame for package substrate2025
Integrated bridge frame for package substrate2025
Recessed vertical interconnects for device miniaturization2025
Recessed vertical interconnects for device miniaturization2025
Asymmetrical laminated circuit boards for improved electrical performance2025
Asymmetrical laminated circuit boards for improved electrical performance2025
Semiconductor package with hybrid mold layers2025
Semiconductor package with hybrid mold layers2025